Shuffled Decoding of Serial Concatenated Convolutional Codes - IMT Atlantique Access content directly
Conference Papers Year : 2021

Shuffled Decoding of Serial Concatenated Convolutional Codes

Abstract

Shuffled decoding enables to accelerate the extrinsic information exchange during iterative decoding of concatenated codes. It has already been applied to parallel convolutional codes or low-density parity-check codes. In this article, we propose to apply shuffled decoding to serial concatenation convolutional codes. We take advantage of their systematic encoding to propose an efficient shuffled decoding scheme. Compared to a standard iterative decoding scheme, the convergence of our shuffled implementation is obtained within fewer iterations, each one requiring also less time to be completed. This convergence acceleration yields doubling the throughput. We finally show that doubling the throughput comes at a lower cost than doubling the hardware resources, making this shuffled scheme efficient in term of implementation. For instance, the memory usage is 29% more efficient thanks to our proposal than a baseline scheme, which significantly reduces the power consumption of hardware decoders. Index Terms-Serial Concatenated Convolutional Codes (SCCC), iterative decoding, shuffled decoding, parallel implementations.

Domains

Electronics
Fichier principal
Vignette du fichier
ISTC_2021_Aomar_camera_ready.pdf (236.04 Ko) Télécharger le fichier
Origin Files produced by the author(s)

Dates and versions

hal-03321494 , version 1 (17-08-2021)

Identifiers

Cite

Aomar Bourenane, Matthieu Arzel, Frédéric Guilloud, Alain Thomas. Shuffled Decoding of Serial Concatenated Convolutional Codes. ISTC 2021: 11th International Symposium on Topics in Coding, Aug 2021, Montreal, Canada. ⟨10.1109/ISTC49272.2021.9594068⟩. ⟨hal-03321494⟩
103 View
201 Download

Altmetric

Share

Gmail Mastodon Facebook X LinkedIn More