25 Years of Turbo Codes: From Mb/s to beyond 100 Gb/s - IMT Atlantique Accéder directement au contenu
Communication Dans Un Congrès Année : 2018

25 Years of Turbo Codes: From Mb/s to beyond 100 Gb/s

Résumé

In this paper, we demonstrate how the development of parallel hardware architectures for turbo decoding can be continued to achieve a throughput of more than 100 Gb/s. A new, fully pipelined architecture shows better error correcting performance for high code rates than the fully parallel approaches known from the literature. This is demonstrated by comparing both architectures for a frame size K = 128 LTE turbo code and a frame size K = 128 turbo code with parity puncture constrained interleaving. To the best of our knowledge, an investigation of the error correcting performance at high code rates of fully parallel decoders is missing from the literature. Moreover, place & route results for a case study implementation of the new architecture on 28 nm technology show a throughput of 102.4 Gb/s and an area efficiency of 4.34 Gb/s making it superior to reported implementations of other parallel decoder hardware architectures.
Fichier principal
Vignette du fichier
25-years-turbo.pdf (432.03 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-01869012 , version 1 (06-09-2018)

Identifiants

Citer

Stefan Weithoffer, Charbel Abdel Nour, Norbert Wehn, Catherine Douillard, Claude Berrou. 25 Years of Turbo Codes: From Mb/s to beyond 100 Gb/s. 10th International Symposium on Turbo Codes & Iterative Information Processing (ISTC 2018), Dec 2018, Hong Kong, Hong Kong SAR China. ⟨10.1109/ISTC.2018.8625377⟩. ⟨hal-01869012⟩
154 Consultations
736 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More