Modeling and Energy Optimization of LDPC Decoder Circuits With Timing Violations - Archive ouverte HAL Access content directly
Journal Articles IEEE Transactions on Communications Year : 2018

Modeling and Energy Optimization of LDPC Decoder Circuits With Timing Violations

(1, 2) , , (3)
1
2
3

Dates and versions

hal-01779767 , version 1 (26-04-2018)

Identifiers

Cite

François Leduc-Primeau, Frank Kschischang, Warren Gross. Modeling and Energy Optimization of LDPC Decoder Circuits With Timing Violations. IEEE Transactions on Communications, 2018, 66 (3), pp.932 - 946. ⟨10.1109/TCOMM.2017.2778247⟩. ⟨hal-01779767⟩
69 View
0 Download

Altmetric

Share

Gmail Facebook Twitter LinkedIn More