Flexible Multi-ASIP SoC for Turbo/LDPC Decoder - IMT Atlantique Accéder directement au contenu
Communication Dans Un Congrès Année : 2012

Flexible Multi-ASIP SoC for Turbo/LDPC Decoder

Résumé

In order to meet flexibility and performance constraints of current and future digital communication applications, multiple ASIPs combined with dedicated communication and memory architectures are required. In this work we consider the design of an innovative universal channel decoder architecture model by unifying flexibility-oriented and optimization-oriented approaches. Towards this objective, we have designed a flexible and scalable multiprocessor platform based on a novel ASIP architecture for high throughput turbo/LDPC decoding. The proposed platform supports turbo and LDPC codes of most emerging wireless communication standards (WiFi, WiMax, LTE, and DVB-RCS). Energy-aware optimisation techniques have been also proposed and implemented. Finally, a fully functional FPGA demonstrator is available and the proposed Multi-ASIP architecture has been successfully integrated into a new generation telecom chip.
Fichier principal
Vignette du fichier
47_GDR_SOC_SIP_Flexible_Multi-ASIP_SoC_for_Turbo_LDPC_Decoder.pdf (639.41 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-00725184 , version 1 (24-08-2012)

Identifiants

  • HAL Id : hal-00725184 , version 1

Citer

Purushotham Murugappa Velayuthan, Pallavi Reddy, Rachid Al Khayat, Jean-Noël Bazin, Amer Baghdadi, et al.. Flexible Multi-ASIP SoC for Turbo/LDPC Decoder. SOC-SIP : colloque national du groupe de recherches System On Chip - System In Package, Jun 2012, Paris, France. ⟨hal-00725184⟩
303 Consultations
168 Téléchargements

Partager

Gmail Facebook X LinkedIn More